J. Kissel
I attempted to repeat Evan Hall's study (LHO aLOG 27675) in which he was able to manipulate the detuning of the DARM response with a SRCL offset, but was unsuccessful.
(1) I was able only to inject an offset of +/-100 [ct] in H1:LSC-SRCL1_OFFSET and have the IFO stable (I tried offsets of +/-200 like Evan had done, and then +/-150, but both cause a lock-loss)
(2) With a +/-100 [ct] SRCL offset, the new SRC detuning parameter tracking did not show any signs of spring frequency change.
Offset ramping times were 120 [sec]. When at +/-150 [ct], there was visible excess noise in SRCL, which then propagated through standard coupling to DARM (see attachement for comparison between no offset and -150 ct gathered just before lock loss).
I did not have time to take sweeps as Evan did.
Recall that at Evan's study was done at with an O1, 10 W IFO. Perhaps the calibration of the offset (he suggests 0.1 [ct/pm]) changes with input power; he doesn't give enough detail about his SRCL budget to re-derive the calibration. Will look into the theory more before attempting this again. It's discouraging that, although the SRC detuning frequency calculation from 7.93 Hz PCALY line appears roughly correct compared to recent sensing function sweeps, the calculation appears to be insensitive to this known thing that manipulates it.
#backtothedrawingboard