Brynley, Vinny, Please see the attached presentation, regarding the work summarized in previous aLOG: https://alog.ligo-wa.caltech.edu/aLOG/index.php?callRep=25772
MIchael Laxen at LLO has been working on this. Already tackling FPGA firmware change test (timing slave).