david.barker@LIGO.ORG - posted 13:33, Tuesday 29 August 2017 (38427)
h1seih16 timing tripped, models restarted
It looks like cabling work in the CER accidentally glitched the timing for h1seih16 (its at the end of the row of racks). I have restarted all the models on this front end computer.