Note h2b, not h2a.

h1sush2b experienced a timing glitch at 13:09, we think due to activity in the CER. IO Chassis comms were not lost, I restarted the models after they were safe'd and sdf'ed (h1susim, h1sushtts{rm1, rm2}).