During cable work in the EY CER, the timing to the h1iscey IO Chassis was glitched. I recovered the system by performing a complete power cycle of h1iscey and its chassis. There was a brief negative IRIG-B excursion following the IOP restart.