Displaying report 1-1 of 1.
Reports until 13:52, Wednesday 30 September 2015
H1 AOS
jeffrey.kissel@LIGO.ORG - posted 13:52, Wednesday 30 September 2015 - last comment - 10:03, Wednesday 04 November 2015(22117)
Updated CAL-CS DELTAL EXTERNAL Delay Explanation Diagram
Now that we've cleaned up all of our systematics from the DARM model and released the O1 version (see LHO aLOG 22056, I've updated the diagram that explains how the actuation path clock cycle delay is derived, and also shows that the current value of 7 [clock cycles] or 427.3 [us] that was recently installed at both sites (LHO aLOG 21788) still does a fine job at approximating the total delay between the inverse sensing and actuation chains.
Images attached to this report
Non-image files attached to this report
Comments related to this report
jeffrey.kissel@LIGO.ORG - 10:03, Wednesday 04 November 2015 (23101)
A good diagram on the timing of a hardware injection through the DARM path:
LLO aLOG 22361
Displaying report 1-1 of 1.